

JEDEC STANDARD

Compute Express Link (CXL) Memory Module Label

JESD405-1
Release 1.0

March 2023

JEDEC SOLD STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2023
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DO NOT VIOLATE

THE LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

This page intentionally left blank

Compute Express Link (CXL) Memory Module Label

Contents

	Pages
1 Scope.....	1
1.1 Section: Module Type	1
1.2 Section: Serial Number	2
1.3 Section: Part Number	2
1.4 Section: Security Identifier	2
1.5 Section: Machine Readable	3
2 ASCII Table	4
3 Examples	5
4 External References	6

Contents (cont'd)

List of Tables

	Pages
Table 1 — Module Type Format	1
Table 2 — Serial Number Format	2
Table 3 — Part Number Format	2
Table 4 — Security Identifier Format	2
Table 5 — Machine Readable Format	3
Table 6 — ASCII Table	4

List of Figures

	Pages
Figure 1 — Bar Code Example	5

Compute Express Link (CXL) Memory Module Label

(From JEDEC Board Ballot JCB-22-60, formulated under the cognizance of the JC-45 Committee on DRAM Modules, item number 2286.08).

1 Scope

The following labels shall be applied to all CXL memory modules to fully describe the key attributes of the module. The label can be in the form of a stick-on label, silk screened onto the assembly, or marked using an alternate customer-readable format. A readable point size should be used, and the number can be printed in one or more rows on the label. Hyphens may be dropped when lines are split, or when font changes sufficiently separate fields. Unused letters or numbers in each field are to be omitted when not needed.

Each label shall include the following sections, which may share lines on the label or may occupy separate lines.

- Module type
- Serial number
- Part number
- Security identifier
- Machine readable

1.1 Section: Module Type

Format:

<media>**b**CXL<cxlrev>-**PCIE**<pcierv>-<iface>**b**<capacity>**b**<form>-<conn>- <portcfg>

Where:

Table 1 — Module Type Format

Field	Description	Examples
<media>	Data media type	DDR5, NV5, MRAM, PCM5, HBM3, LP5, LP5X
<cxlrev>	CXL revision	2.0, 2.1, 3.0
<pcierv>	PCIe revision	5.0, 6.0
<iface>	CXL interface type	MEM3
<capacity>	Module capacity in GB or TB	128 GB, 4 TB
<form>	Module form factor and thickness	E3.S-2T, E1.S-15
<conn>	Connector count	2C
<portcfg>	Port configuration and I/O width	1Px8
b	Space character	0x20
CXL	“CXL” text	0x43 0x58 0x4C
PCIE	“PCIE” text	0x50 0x58 0x49 0x45
-	Hyphen character	0x5F

1.2 Section: Serial Number

Format:

SN:<vid><mfgloc><mfgdate><serial>
%02x%02x%02x%02x%02x%02x%02x%02x%02x

Where:

Table 2 — Serial Number Format

Field	Description	Examples
<vid>	Vendor identifier per JEP106, 4 hex characters %02x: Number of continuation codes with odd parity %02x: Module manufacturer code	8004 04A8
<mfgloc>	Vendor specific manufacturing location, 2 hex characters	01
<mfgdate>	Manufacturing date, yyww (year and week), 4 BCD characters	2509
<serial>	Unique serial number, 8 BCD characters	12345678
SN:	"SN:" text	0x53 0x4E 0x3A

1.3 Section: Part Number

Format:

PN:<mpn>

Where:

Table 3 — Part Number Format

Field	Description	Examples
<mpn>	Manufacturer part number, 28 characters maximum	MTA12ASF2G72PA-4H4A0
PN:	"PN:" text	0x50 0x4E 0x3A

1.4 Section: Security Identifier

Format:

PSID:<psid>

Where:

Table 4 — Security Identifier Format

Field	Description	Examples
<psid>	Physical security identifier, exactly 32 hex characters	1A2B3C4D0918273600112233FFEEDDCC
PSID:	"PSID:" text	0x50 0x53 0x49 0x44 0x3A

1.5 Section: Machine Readable

Format:

2d_barcode

Where:

2d_barcode follows DataMatrix ECC 200; see ISO/IEC 16022 for details; characters coded per ISO 8859-1.

The size of the DataMatrix is not specified, but must contain sufficient data encoding space for at least the following textual information:

(L)<Module Type>**(S)**<Serial Number>**(P)**<Part Number>**(K)**<Security Identifier>

where <Module Type>, <Serial Number>, <Part Number>, and <Security Identifier> are as defined in clauses 1.1 through 1.4 of this standard.

The <Serial Number> field is exactly 21 characters long, including hyphens. The <Part Number> field comes from tbd.

Table 5 — Machine Readable Format

Field	Description	Examples
(L)	“(L)” text	0x28 0x4C 0x28
(S)	“(S)” text	0x28 0x53 0x28
(P)	“(P)” text	0x28 0x50 0x28
(K)	“(K)” text	0x28 0x4B 0x28


Other fields are permitted in the machine readable 2D barcode, and each section must start with (x), where x is a single section delineation character. Upper case characters (A-Z) in section delineation are reserved for JEDEC definition; lower case characters (a-z) may be used for supplier specific information. Delineated sections of the barcode may be in any order.

2 ASCII Table

Table 6 — ASCII Table

Character	Hex	Decimal	Character	Hex	Decimal	Character	Hex	Decimal
<space>	20	32	@	40	64	`	60	96
!	21	33	A	41	65	a	61	97
"	22	34	B	42	66	b	62	98
#	23	35	C	43	67	c	63	99
\$	24	36	D	44	68	d	64	100
%	25	37	E	45	69	e	65	101
&	26	38	F	46	70	f	66	102
'	27	39	G	47	71	g	67	103
(28	40	H	48	72	h	68	104
)	29	41	I	49	73	i	69	105
*	2A	42	J	4A	74	j	6A	106
+	2B	43	K	4B	75	k	6B	107
,	2C	44	L	4C	76	l	6C	108
_	2D	45	M	4D	77	m	6D	109
.	2E	46	N	4E	78	n	6E	110
/	2F	47	O	4F	79	o	6F	111
0	30	48	P	50	80	p	70	112
1	31	49	Q	51	81	q	71	113
2	32	50	R	52	82	r	72	114
3	33	51	S	53	83	s	73	115
4	34	52	T	54	84	t	74	116
5	35	53	U	55	85	u	75	117
6	36	54	V	56	86	v	76	118
7	37	55	W	57	87	w	77	119
8	38	56	X	58	88	x	78	120
9	39	57	Y	59	89	y	79	121
:	3A	58	Z	5A	90	z	7A	122
;	3B	59	[5B	91	{	7B	123
<	3C	60	\	5C	92		7C	124
=	3D	61]	5D	93	}	7D	125
>	3E	62	^	5E	94	~	7E	126
?	3F	63	-	5F	95	Delete	7F	127

3 Examples



DDR5 CXL20-PCIE50-MEM3
256GB E3.S-2T-2C-1Px8
SN:802C26230112345678
PN:MTA12ASF2G72PA-4H4A0
PSID:1A2B3C4D0918273600112233FFEEDDCC

Figure 1 — Bar Code Example

DDR5 SDRAM media type
CXL 2.0, PCIe 5.0 operating at 32 Gbps per lane
Type 3 controller supporting CXL.MEM protocol
256 GB total capacity
E3.S-2T form factor with 2 connectors supported as one port of x8
Serial Number = 802C26230112345678
Part number = MTA12ASF2G72PA-4H4A0
Physical Security Identifier = 1A2B3C4D0918273600112233FFEEDDCC

2D Barcode: (L)DDR5 CXL20-PCIE50-MEM3 256GB E3.S-2T-2C-
1Px8(S)802C26230112345678(P)MTA12ASF2G72PA-
4H4A0(K)1A2B3C4D0918273600112233FFEEDDCC

4 External References

DataMatrix ECC 200; ISO/IEC 16022
<https://www.iso.org/standard/44230.html>

Character codes ISO 8859-1
<https://www.iso.org/standard/28245.html>



Standard Improvement Form**JEDEC Standard JESD405-1**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC
Attn: Publications Department
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

Fax: 703.907.7583

1. I recommend changes to the following:

☐ Requirement, clause _____

☐ Test method number _____ Clause number _____

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other _____

2. Recommendations for correction:

3. Other suggestions for document improvement:

Submitted by

Name: _____

Company: _____

Address: _____

City/State/Zip: _____

Phone: _____

E-mail: _____

Date: _____

